{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:37:15Z","timestamp":1772725035112,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180920","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":15,"title":["An In-Flash Binary Neural Network Accelerator with SLC NAND Flash Array"],"prefix":"10.1109","author":[{"given":"Won Ho","family":"Choi","sequence":"first","affiliation":[{"name":"Western Digital Research, Milpitas, CA 95035, USA"}]},{"given":"Pi-Feng","family":"Chiu","sequence":"additional","affiliation":[{"name":"Western Digital Research, Milpitas, CA 95035, USA"}]},{"given":"Wen","family":"Ma","sequence":"additional","affiliation":[{"name":"Western Digital Research, Milpitas, CA 95035, USA"}]},{"given":"Gertjan","family":"Hemink","sequence":"additional","affiliation":[{"name":"Western Digital Research, Milpitas, CA 95035, USA"}]},{"given":"Tung Thanh","family":"Hoang","sequence":"additional","affiliation":[{"name":"Western Digital Research, Milpitas, CA 95035, USA"}]},{"given":"Martin","family":"Lueker-Boden","sequence":"additional","affiliation":[{"name":"Western Digital Research, Milpitas, CA 95035, USA"}]},{"given":"Zvonimir","family":"Bandic","sequence":"additional","affiliation":[{"name":"Western Digital Research, Milpitas, CA 95035, USA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2249557"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351458"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310322"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2882194"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref7","year":"2019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702128"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref1","article-title":"XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks","author":"rastegari","year":"2018"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180920.pdf?arnumber=9180920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:05:42Z","timestamp":1705352742000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180920","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}