{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T06:45:28Z","timestamp":1767422728142},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180941","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["A Low-Power 9-Bit 222 MS\/s Asynchronous SAR ADC in 65 nm CMOS"],"prefix":"10.1109","author":[{"given":"Ayca","family":"Akkaya","sequence":"first","affiliation":[{"name":"École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Firat","family":"Celik","sequence":"additional","affiliation":[{"name":"École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[{"name":"École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2012.2214181"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ESSCIRC.2013.6649086"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/VLSIC.2010.5560283"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2013.2279571"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/4.826812"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISSCC.2010.5433970"},{"key":"ref1","first-page":"1","article-title":"A 9-bit 100MS\/s tri-level charge redistribution SAR ADC with asymmetric CDAC array","author":"zhu","year":"2012","journal-title":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180941.pdf?arnumber=9180941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:07:39Z","timestamp":1705334859000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180941","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}