{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T09:07:48Z","timestamp":1780391268999,"version":"3.54.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181008","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["A 3D-Stacked SRAM using Inductive Coupling with Low-Voltage Transmitter and 12:1 SerDes"],"prefix":"10.1109","author":[{"given":"Kota","family":"Shiba","sequence":"first","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo, Tokyo, Japan; Graduate School of Science and Technology, Keio University, Yokohama, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tatsuo","family":"Omori","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo, Tokyo, Japan; Graduate School of Science and Technology, Keio University, Yokohama, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kodai","family":"Ueyoshi","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, Hokkaido University, Sapporo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kota","family":"Ando","sequence":"additional","affiliation":[{"name":"Institute of Innovative Research, Tokyo Institute of Technology, Yokohama, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kazutoshi","family":"Hirose","sequence":"additional","affiliation":[{"name":"Institute of Innovative Research, Tokyo Institute of Technology, Yokohama, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shinya","family":"Takamaeda-Yamazaki","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masato","family":"Motomura","sequence":"additional","affiliation":[{"name":"Institute of Innovative Research, Tokyo Institute of Technology, Yokohama, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mototsugu","family":"Hamada","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo, Tokyo, Japan; Graduate School of Science and Technology, Keio University, Yokohama, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, The University of Tokyo, Tokyo, Japan; Graduate School of Science and Technology, Keio University, Yokohama, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871623"},{"key":"ref3","first-page":"1","article-title":"Low-cost 3D chip stacking with ThruChip wireless connections","author":"ditzel","year":"2014","journal-title":"Proc IEEE Hot Chips Symp (HCS)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598343"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012365"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609386"},{"key":"ref5","article-title":"Ultra thinning down to 4-um using 300-mm wafer proven by 40-nm node 2Gb DRAM for 3D multi-stack WOW applications","author":"kim","year":"2014","journal-title":"IEEE Symp VLSI Technology"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428098"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IWAT.2017.7915382"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.37"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108127"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3037702"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181008.pdf?arnumber=9181008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:06:46Z","timestamp":1705334806000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181008\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181008","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}