{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T13:21:06Z","timestamp":1775913666325,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181068","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":21,"title":["Towards a Reconfigurable Bit-Serial\/Bit-Parallel Vector Accelerator using In-Situ Processing-In-SRAM"],"prefix":"10.1109","author":[{"given":"Khalid","family":"Al-Hawaj","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olalekan","family":"Afuye","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shady","family":"Agwa","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alyssa","family":"Apsel","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Batten","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1117\/12.776484"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"ref15","year":"2019","journal-title":"RISC-V “V” Vector Extension"},{"key":"ref16","first-page":"185","article-title":"RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization","author":"vivek seshadri","year":"2013","journal-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936203"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054946"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231285"},{"key":"ref7","article-title":"A Novel 6T-SRAM Cell Technology Designed with Rectangular Patterns Scalable Beyond 0.18\/spl mu\/m Generation and Desirable for Ultra High Speed Operation","author":"ishida","year":"1998","journal-title":"International Electron Devices Meeting"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T BitCell Enabling Logic-in-Memory","author":"jeloka","year":"2016","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref22","article-title":"A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing","author":"zhu","year":"2014","journal-title":"Int’l 3D Systems Integration Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008501"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181068.pdf?arnumber=9181068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T02:51:27Z","timestamp":1723690287000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181068\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181068","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}