{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T03:48:40Z","timestamp":1790826520863,"version":"4.1.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181071","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":44,"title":["RISC-V<sup>2<\/sup>: A Scalable RISC-V Vector Processor"],"prefix":"10.1109","author":[{"given":"Kariofyllis","family":"Patsidis","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georgios Ch.","family":"Sirakoulis","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/2.485896"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003586"},{"key":"ref13","first-page":"345","article-title":"VIP: A versatile inference processor","author":"hurkat","year":"2019","journal-title":"IEEE International Symposium on High-Performance Comp Architecture HPCA"},{"key":"ref14","article-title":"RISC-V Foundation","year":"0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1070-9"},{"key":"ref16","article-title":"Working draft of the proposed RISC-V V vector extension","year":"0"},{"key":"ref17","article-title":"Vector microprocessors","author":"asanovic","year":"1998","journal-title":"Ph D Dissertation"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261385"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344704"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000080"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref6","first-page":"iii?1337","article-title":"Deep learning with cots hpc systems","author":"coates","year":"2013","journal-title":"Proc of International Conference on International Conference on Machine Learning (ICML)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693199"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.123"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"8609","DOI":"10.1109\/ICASSP.2013.6639346","article-title":"Improving deep neural networks for lvcsr using rectified linear units and dropout","author":"dahl","year":"2013","journal-title":"IEEE International Conference on Acoustics Speech and Signal Processing"},{"key":"ref20","article-title":"The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor","author":"celio","year":"2015","journal-title":"EECS Department University of California Berkeley Tech Rep Technical Report UCB\/EECS-2015-167"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.05.007"},{"key":"ref21","article-title":"BOOM v2: An Open-Source Out-of-Order RISC-V Core","author":"celio","year":"2017","journal-title":"EECS Department University of California Berkeley Tech Rep Technical Report UCB\/EECS-2017-157"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501193"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645807"},{"key":"ref26","year":"2020","journal-title":"RISC-V-Vector processor"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181071.pdf?arnumber=9181071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:07:46Z","timestamp":1705352866000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181071","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}