{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:37:54Z","timestamp":1725701874978},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181072","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay"],"prefix":"10.1109","author":[{"given":"Xiangwei","family":"Li","sequence":"first","affiliation":[{"name":"School of Electrical and Information Engineering, The University of Sydney, Australia"}]},{"given":"Kizheppatt","family":"Vipin","sequence":"additional","affiliation":[{"name":"School of Engineering and Digital Sciences, Nazarbayev University, Kazakhstan"}]},{"given":"Douglas L.","family":"Maskell","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Singapore"}]},{"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[{"name":"School of Engineering, University of Warwick, United Kingdom"}]},{"given":"Abhishek Kumar","family":"Jain","sequence":"additional","affiliation":[{"name":"Xilinx Inc., United States"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393130"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342171"},{"year":"0","key":"ref12","article-title":"AXI DMA v7.1 LogiCORE IP Product Guide"},{"year":"0","key":"ref13","article-title":"IP core product brief"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2815631"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927507"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00022"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref19","article-title":"Comparing soft and hard vector processing in FPGA-based embedded systems","author":"jie","year":"2014","journal-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658993"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3339861"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847273"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082748"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123953"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.12"},{"key":"ref2","first-page":"1628","article-title":"Throughput oriented FPGA overlays using DSP blocks","author":"jain","year":"2016","journal-title":"Proceedings of the Design Automation and Test in Europe Conference (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.111"},{"year":"0","key":"ref20","article-title":"PCI Express solution overview"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577334"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927459"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397257"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/960116.54022"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095806"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181072.pdf?arnumber=9181072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:07:47Z","timestamp":1705334867000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181072","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}