{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:28:56Z","timestamp":1781886536044,"version":"3.54.5"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181129","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["A Compact Low-Power Data Retention Flip-Flop with Easy-Sleep Mode"],"prefix":"10.1109","author":[{"given":"Hailong","family":"Jiao","sequence":"first","affiliation":[{"name":"VLSI Lab, School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China; Electronic Systems group, Eindhoven University of Technology, Eindhoven, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhanliang","family":"Zhang","sequence":"additional","affiliation":[{"name":"VLSI Lab, School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039761"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2311851"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873218"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167809"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"},{"key":"ref5","first-page":"317","article-title":"MTCMOS sequential circuits","author":"kao","year":"2001","journal-title":"Proceedings of the IEEE European Solid-State Circuits Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2033356"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1080"},{"key":"ref2","first-page":"420","article-title":"20nm high-? metal-gate heterogeneous 64b quad-core CPUs and hexa-core GPU for high-performance and energy-efficient mobile application processor","author":"pyo","year":"2015","journal-title":"Proc of the IEEE International Solid-State Circuits Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2752839"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894428"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181129.pdf?arnumber=9181129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:05:54Z","timestamp":1705352754000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181129","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}