{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:39:41Z","timestamp":1725701981918},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181140","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Graph-Based Power Network Routing for Board-Level High Performance Systems"],"prefix":"10.1109","author":[{"given":"Rassul","family":"Bairamkulov","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, USA"}]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, USA"}]},{"given":"Abinash","family":"Roy","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Diego, California, USA"}]},{"given":"Mali","family":"Nagarajan","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Diego, California, USA"}]},{"given":"Vaishnav","family":"Srinivas","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Diego, California, USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.11.002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585789"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.46277"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270040"},{"article-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.jda.2007.08.003"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.2991\/iccsee.2013.178"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8655(97)00131-1"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF01582166"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2018.8680867"},{"article-title":"On-Chip Power Delivery and Management","year":"2016","author":"partin-vaisband","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2016.7835419"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523908"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2904048"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT.2018.8480804"},{"article-title":"High Performance Integrated Circuit Design","year":"2012","author":"salman","key":"ref2"},{"key":"ref1","article-title":"Power Delivery Exploration Methodology based on Constrained Optimization","author":"bairamkulov","year":"2019","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648842"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2002.1114852"},{"article-title":"Computational Geometry Algorithms Library 4.14.1 - 2D and 3D Linear Geometry Kernel","year":"2019","author":"br\u00f6nnimann","key":"ref22"},{"article-title":"The Shapely User Manual","year":"2018","author":"gillies","key":"ref21"},{"article-title":"The Python Language Reference: Release 3.8.0","year":"2019","author":"van rossum","key":"ref24"},{"year":"2015","key":"ref23","article-title":"ANSYS SIwave"},{"article-title":"NetworkX Reference","year":"2019","author":"hagberg","key":"ref25"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181140.pdf?arnumber=9181140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:00:33Z","timestamp":1705352433000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181140","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}