{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T23:46:10Z","timestamp":1726011970042},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181143","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"source":"Crossref","is-referenced-by-count":5,"title":["1.88 nA Quiescent Current Capacitor-Less LDO with Adaptive Biasing Based on a SSF Absolute Voltage Difference Meter"],"prefix":"10.1109","author":[{"given":"\u00d3scar","family":"Pereira-Rial","sequence":"first","affiliation":[{"name":"CiTIUS, Universidade de Santiago de Compostela, Jenaro de la Fuente s\/n, 15782 Santiago de Compostela, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"L\u00f3pez","sequence":"additional","affiliation":[{"name":"CiTIUS, Universidade de Santiago de Compostela, Jenaro de la Fuente s\/n, 15782 Santiago de Compostela, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan M.","family":"Carrillo","sequence":"additional","affiliation":[{"name":"Dpto. de Ingeniería Eléctrica, Electrónica y Automática, Escuela de Ingenierías Industriales, Universidad de Extremadura, Badajoz, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. M.","family":"Brea","sequence":"additional","affiliation":[{"name":"CiTIUS, Universidade de Santiago de Compostela, Jenaro de la Fuente s\/n, 15782 Santiago de Compostela, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Cabello","sequence":"additional","affiliation":[{"name":"CiTIUS, Universidade de Santiago de Compostela, Jenaro de la Fuente s\/n, 15782 Santiago de Compostela, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122294"},{"key":"ref3","author":"gray","year":"2001","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2851226"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IS3C.2014.122"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2014.2314263"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2944252"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seville, Spain","start":{"date-parts":[[2020,10,12]]},"end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181143.pdf?arnumber=9181143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:03:09Z","timestamp":1705352589000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181143","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}