{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T19:43:33Z","timestamp":1746301413066,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181162","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A Mixed-Variable Bayesian Optimization Approach for Analog Circuit Synthesis"],"prefix":"10.1109","author":[{"given":"Jialin","family":"Lu","sequence":"first","affiliation":[{"name":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuhan","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, U.S.A."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008306431147"},{"key":"ref11","volume":"2","author":"williams","year":"2006","journal-title":"Gaussian Processes for Machine Learning"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2229070"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1198\/016214508000000689"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317765"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"article-title":"Dealing with categorical and integer-valued variables in bayesian optimization with gaussian processes","year":"2018","author":"garrido-merch\u00e1n","key":"ref8"},{"journal-title":"Bayesian optimization approach for analog circuit synthesis using neural network","year":"2019","author":"zhang","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref9","first-page":"937","article-title":"Bayesian optimization with inequality constraints","author":"gardner","year":"2014","journal-title":"ICML"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181162.pdf?arnumber=9181162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:04:07Z","timestamp":1705352647000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181162","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}