{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:45:09Z","timestamp":1766137509195,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181180","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Pros and Cons of ST and SIG FinFET Inverters for Low Power Designs"],"prefix":"10.1109","author":[{"given":"L. B.","family":"Moraes","sequence":"first","affiliation":[{"name":"Instituto de Informática − PPGC\/PGMicro Universidade Federal do Rio Grande do Sul − UFRGS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. L.","family":"Zimpeck","sequence":"additional","affiliation":[{"name":"Instituto de Informática − PPGC\/PGMicro Universidade Federal do Rio Grande do Sul - UFRGS, Brazil; ONERA\/DPHY - Université de Toulouse, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Meinhardt","sequence":"additional","affiliation":[{"name":"Departamento de Informática Aplicada e Estatística, Universidade Federal de Santa Catarina − UFSC, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Reis","sequence":"additional","affiliation":[{"name":"Instituto de Informática − PPGC\/PGMicro Universidade Federal do Rio Grande do Sul − UFRGS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref12","first-page":"94270e","article-title":"Standard cell design in n7: Euv vs. immersion","volume":"9427","author":"chava","year":"2015","journal-title":"Design-Process-Technology Co-optimization for Manufacturability IX"},{"year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527166"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050050"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICRITO.2015.7359366"},{"key":"ref3","first-page":"1","article-title":"Comparison and Optimization of the Minimum Supply Voltage of Schmitt Trigger Gates versus CMOS Gates under Process Variations","author":"bleitner","year":"2018","journal-title":"ANALOG 2018 16th GMM\/ITG-Symposium dummydata"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948971"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351445"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2705053"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619870"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2757505"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.adhoc.2012.02.016"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181180.pdf?arnumber=9181180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:05:57Z","timestamp":1705352757000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181180","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}