{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:42:17Z","timestamp":1725702137904},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181186","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T09:22:27Z","timestamp":1601371347000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["DRAB-LOCUS: An Area-Efficient AES Architecture for Hardware Accelerator Co-Location on FPGAs"],"prefix":"10.1109","author":[{"given":"Jacob T.","family":"Grycel","sequence":"first","affiliation":[{"name":"Worcester Polytechnic Institute, Department of Computer Science, Worcester, MA"}]},{"given":"Robert J.","family":"Walls","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute, Department of Computer Science, Worcester, MA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-018-1424-1"},{"key":"ref3","article-title":"FPGA\/DNN co-design: An efficient design methodology for IoT intelligence on the edge","author":"cong","year":"2019","journal-title":"Proceedings of the 56th Annual ACM Design Automation Conference"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2010.03.004"},{"journal-title":"National Institute of Standards and Technology Federal Information Processing Standards 197","article-title":"Advanced Encryption Standard (AES)","year":"2001","key":"ref6"},{"key":"ref5","first-page":"1911.04378","article-title":"DRAB-LOCUS: An area-efficient AES architecture for hardware accelerator co-location on FPGAs","author":"grycel","year":"2019"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527453"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1661438.1661441"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2587683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645572"},{"key":"ref1","first-page":"265","article-title":"FPGA implementations of Advanced Encryption Standard: A survey","author":"shylashree","year":"2012","journal-title":"International Journal of Advances in Engineering and Technology"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181186.pdf?arnumber=9181186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T16:05:03Z","timestamp":1705334703000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181186","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}