{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T11:19:12Z","timestamp":1763810352775,"version":"build-2065373602"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181222","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Photon-Detection Timing-Jitter Model in Verilog-A"],"prefix":"10.1109","author":[{"given":"Juan Manuel","family":"L\u00f3pez-Mart\u00ednez","sequence":"first","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla-CNM, CSIC-Universidad de Sevilla, Sevilla, Spain"}]},{"given":"Ricardo","family":"Carmona-Gal\u00e1n","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla-CNM, CSIC-Universidad de Sevilla, Sevilla, Spain"}]},{"given":"\u00c1ngel","family":"Rodr\u00edguez-V\u00e1zquez","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla-CNM, CSIC-Universidad de Sevilla, Sevilla, Spain"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.27.985"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.818521"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.103629"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:20047445"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2141138"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/cta.748"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20070180"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2113"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2537879"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/16.641363"},{"key":"ref7","article-title":"An Experimentally-Validated Verilog-A SPAD Model Extracted from TCAD Simulation","author":"l\u00f3pez-mart\u00ednez","year":"2019","journal-title":"2018 25th IEEE ICECS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021920"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1406926"},{"journal-title":"Atlas user’s manual device simulation software","year":"2016","key":"ref9"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181222.pdf?arnumber=9181222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:04:11Z","timestamp":1705352651000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181222","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}