{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:14:22Z","timestamp":1730272462522,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9181279","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Flexible Memory, Bit-Passing and Mixed Logic\/Memory Operation of two Intercoupled FeFET Arrays"],"prefix":"10.1109","author":[{"given":"Evelyn T.","family":"Breyer","sequence":"first","affiliation":[{"name":"NaMLab gGmbH, Nöthnitzer Straße 64a, 01187 Dresden, Germany"}]},{"given":"Halid","family":"Mulaosmanovic","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH, Nöthnitzer Straße 64a, 01187 Dresden, Germany"}]},{"given":"Stefan","family":"Slesazeck","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH, Nöthnitzer Straße 64a, 01187 Dresden, Germany"}]},{"given":"Thomas","family":"Mikolajick","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH, Nöthnitzer Straße 64a, 01187 Dresden, Germany; Nanoelectronic Materials, Technische Universität Dresden, 01069 Dresden, Germany"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967037"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351408"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2754138"},{"key":"ref13","first-page":"19.7.1","article-title":"A FeFET based super-low-power ultra-fast embedded NVM technology for 22 nm FDSOI and beyond","author":"d\u00fcnkel","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724605"},{"key":"ref15","first-page":"11.7.1","article-title":"A 0.5V Operation, 32% Lower Active Power, 42% Lower Leakage Current, Ferroelectric 6T-SRAM with VTH Self-Adjusting Function for 60% Larger Static Noise Margin","author":"tanakamaru","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2019.8901735"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1080\/10584580108012885"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1080\/00150193.2016.1162021"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.6b13866"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1996.508362"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998165"},{"key":"ref5","first-page":"595","article-title":"Flexible Ferroelectric-Capacitor Element for Low Power and Compact Logic-in-Memory Architectures","volume":"20","author":"ishihara","year":"2013","journal-title":"J of Mult -Valued Logic & Soft Computing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965004"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.4729915"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2329774"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351561"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268471"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09181279.pdf?arnumber=9181279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:06:09Z","timestamp":1705352769000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9181279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9181279","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}