{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T15:46:01Z","timestamp":1784216761031,"version":"3.55.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181319","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["LOCS: LOw-Latency and ConStant-Timing Implementation of Fixed-Weight Sampler for HQC"],"prefix":"10.1109","author":[{"given":"Pengzhou","family":"He","sequence":"first","affiliation":[{"name":"Villanova University,Department of Electrical and Computer Engineering,Villanova,PA,USA,19087"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yazheng","family":"Tu","sequence":"additional","affiliation":[{"name":"Villanova University,Department of Electrical and Computer Engineering,Villanova,PA,USA,19087"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiafeng","family":"Xie","sequence":"additional","affiliation":[{"name":"Villanova University,Department of Electrical and Computer Engineering,Villanova,PA,USA,19087"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/LCA.2022.3160394","article-title":"Lightweight hardware implementation of binary ring-lwe pqc accelerator","volume":"21","author":"lucas","year":"2022","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref12","article-title":"Fpga implementation of compact hardware accelerators for ring-binary-lwe based post-quantum cryptography","author":"he","year":"2022","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"ref15","volume":"2","author":"lin","year":"2001","journal-title":"Error Control Coding"},{"key":"ref14","article-title":"Towards a fast and efficient hardware implementation of HQC","author":"deshpande","year":"2022","journal-title":"Cryptology ePrint Archive"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980387"},{"key":"ref10","first-page":"1","article-title":"Filianore: Better multiplier archi-tectures for lwe-based post-quantum key exchange","author":"bian","year":"2019","journal-title":"DAC"},{"key":"ref2","article-title":"NIST post-quantum cryptography-a hardware evaluation study","author":"basu","year":"2019","journal-title":"Cryptology ePrint Archive"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/364520.364540"},{"key":"ref16","author":"fisher","year":"1953","journal-title":"Statistical Tables for Biological Agricultural and Medical Research"},{"key":"ref18","author":"team","year":"0","journal-title":"Keccak in VHDL High-speed core"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00031"},{"key":"ref7","author":"tan","year":"2021","journal-title":"Low-latency vlsi architectures for modular polynomial multiplication via fast filtering and applications to lattice-based cryptography"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3144101"},{"key":"ref4","year":"0","journal-title":"PQC standardization process Announcing four candidates to be standardized plus fourth round candidates"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107585"},{"key":"ref6","author":"wang","year":"2022","journal-title":"Integral sampler and polynomial multiplication architecture for lattice-based cryptography"},{"key":"ref5","author":"melchor","year":"0","journal-title":"Hamming quasi-cyclic (HQC) (NIST Round 3 Submission)"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181319.pdf?arnumber=10181319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:54:18Z","timestamp":1691430858000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181319\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181319","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}