{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T15:17:05Z","timestamp":1773155825130,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181344","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Improving FPGA-based Async-logic AES Accelerator with the Integration of Sync-logic Block RAMs"],"prefix":"10.1109","author":[{"given":"Jun-Sheng","family":"Ng","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juncheng","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Si","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nay Aung","family":"Kyaw","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwen-Siong","family":"Chong","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiping","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Cryptography And Network Security Principles And Practice, Fifth ed.","volume":"139","author":"Stallings","year":"2011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050271"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401487"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180778"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878344"},{"key":"ref7","volume-title":"Power Analysis Revealing the Secret of Smart Cards","author":"Mangard","year":"2007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.112"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2021.3077887"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3175180"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.80"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.32"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937217"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006690"},{"key":"ref17","article-title":"Power Analysis Attacks on SASEBO","volume-title":"National Institute of Advanced Industrial Science and Technology","year":"2010"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/83.913600"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2018.2864727"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456932"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.69"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/837572"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181344.pdf?arnumber=10181344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,12]],"date-time":"2024-04-12T05:35:26Z","timestamp":1712900126000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181344","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}