{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,29]],"date-time":"2026-08-29T15:29:30Z","timestamp":1788017370407,"version":"build-2784847793"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181357","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":10,"title":["tuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low-Precision Edge AI"],"prefix":"10.1109","author":[{"given":"Harideep","family":"Nair","sequence":"first","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prabhu","family":"Vellaisamy","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Albert","family":"Chen","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joseph","family":"Finn","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anna","family":"Li","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Manav","family":"Trivedi","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John Paul","family":"Shen","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00056"},{"key":"ref12","article-title":"Convolutional neu-ral networks using logarithmic data representation","author":"miyashita","year":"2016","journal-title":"ArXiv Preprint"},{"key":"ref15","year":"0","journal-title":"Cublas"},{"key":"ref14","author":"nugteren","year":"0","journal-title":"clblas"},{"key":"ref20","author":"wang","year":"2018","journal-title":"8-bit precision for training deep learning systems"},{"key":"ref11","article-title":"Mixed low-precision deep learning inference using dynamic fixed point","author":"mellempudi","year":"2017","journal-title":"ArXiv Preprint"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00071"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2979965"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00040"},{"key":"ref2","year":"0","journal-title":"Akida NSoC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657023"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2016.2579198"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/s21124195"},{"key":"ref19","article-title":"The computational limits of deep learning","author":"thompson","year":"2020","journal-title":"ArXiv Preprint"},{"key":"ref18","first-page":"1796","article-title":"Ultra-low precision 4-bit training of deep neural networks","volume":"33","author":"sun","year":"2020","journal-title":"Advances in neural information processing systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2019.2946140"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342234"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927069"},{"key":"ref4","article-title":"Nvidia's xavier soc","author":"ditty","year":"0","journal-title":"Hot Chips A Symposium on High Performance Chips"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8701189"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-11021-5_19"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181357.pdf?arnumber=10181357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:52:32Z","timestamp":1691430752000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181357","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}