{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,25]],"date-time":"2025-07-25T09:56:57Z","timestamp":1753437417164},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181405","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["A 40nm 150 TOPS\/W High Row-Parallel MRAM Compute-in-Memory Macro with Series 3T1MTJ Bitcell for MAC Operation"],"prefix":"10.1109","author":[{"given":"Zizhao","family":"Ma","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"}]},{"given":"Xianwu","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"}]},{"given":"Yihao","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"}]},{"given":"Gan","family":"Wen","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"}]},{"given":"Yufeng","family":"Xie","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3140769"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3055830"},{"key":"ref4","first-page":"75","article-title":"A Maximally Row-Parallel MRAM In-Memory-Computing Macro Addressing Readout Circuit Sensitivity and Area","author":"deaville","year":"0","journal-title":"aESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH53687.2021.9642248"},{"key":"ref2","first-page":"1","article-title":"An 8-Mb DC-Current-Free Binary-to-8b Precision ReRAM Nonvolatile Computing-in-Memory Macro using Time-Space-Readout with 1286.4–21.6TOPS\/W for Edge-AI Devices","author":"hung","year":"0","journal-title":"IEEE International Solid-State Circuits Conference ISSCC 2022"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3065697"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181405.pdf?arnumber=10181405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:55:47Z","timestamp":1691430947000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181405","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}