{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T22:15:55Z","timestamp":1725747355237},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181449","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["AVX2-Optimized Interpolation Filters for HEVC Inter Encoding"],"prefix":"10.1109","author":[{"given":"Alexandre","family":"Mercat","sequence":"first","affiliation":[{"name":"Tampere University,Ultra Video Group,Tampere,Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ari","family":"Lemmetti","sequence":"additional","affiliation":[{"name":"Tampere University,Ultra Video Group,Tampere,Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joose","family":"Sainio","sequence":"additional","affiliation":[{"name":"Tampere University,Ultra Video Group,Tampere,Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarno","family":"Vanne","sequence":"additional","affiliation":[{"name":"Tampere University,Ultra Video Group,Tampere,Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815165"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"article-title":"New \u2018Versatile Video Coding\u2019 standard to enable next-generation video compression","volume-title":"ITU","year":"2020","key":"ref3"},{"article-title":"Bitmovin Video Developer Report 2019","volume-title":"Bitmovin","year":"2019","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP46576.2022.9897306"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2013.2272771"},{"volume-title":"HEVC Reference Software Version 16.20","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2014.2364413"},{"key":"ref10","first-page":"1","article-title":"Efficient SIMD optimization of HEVC encoder over X86 processors","volume-title":"Proc. Asia Pacific Signal Inf. Process. Assoc. Annu. Summit Conf., Hollywood, California, USA","author":"Chen","year":"2012"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1186\/1687-5281-2014-16"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3339825.3394927"},{"volume-title":"Ultra Video Group","key":"ref13","article-title":"Kvazaar open-source HEVC encoder"},{"volume-title":"Ultra Video Group","key":"ref14","article-title":"Kvazaar interpolation filter AVX2 optimization"},{"volume-title":"MulticoreWare, Inc.","key":"ref15","article-title":"x265 HEVC encoder \/ H.265 video codec"},{"article-title":"Intel 64 and IA-32 architectures optimization reference manual","volume-title":"Intel Corporation","year":"2022","key":"ref16"},{"volume-title":"Instruction tables: lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs","year":"2022","author":"Fog","key":"ref17"},{"key":"ref18","article-title":"Common test conditions and software reference configurations","author":"Bossen","year":"2013","journal-title":"document JCTVC-L1100, Geneva, Switzerland"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3458305.3478445"},{"volume-title":"Intel Corporation, Inc.","key":"ref20","article-title":"Intel VTune performance analyzer"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181449.pdf?arnumber=10181449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,11]],"date-time":"2024-04-11T04:42:48Z","timestamp":1712810568000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181449","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}