{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T10:05:51Z","timestamp":1764842751687,"version":"build-2065373602"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181490","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["High-Linearity High-Bandwidth (>20GHz) T&H Front Ends Using Active Bootstrapping and Heterogeneous SiGe\/CMOS Circuit Co-Design"],"prefix":"10.1109","author":[{"given":"Athanasios","family":"Ramkaj","sequence":"first","affiliation":[{"name":"Stanford University,Electrical Engineering Department,Stanford,CA,USA,94305"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Perrott","sequence":"additional","affiliation":[{"name":"Texas Instruments,Kilby Labs,Dallas,TX,USA,75243"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baher","family":"Haroun","sequence":"additional","affiliation":[{"name":"Texas Instruments,Kilby Labs,Dallas,TX,USA,75243"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[{"name":"Stanford University,Electrical Engineering Department,Stanford,CA,USA,94305"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401211"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2019.2951592"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830293"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3094428"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960476"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062848"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3192546"},{"key":"ref2","first-page":"464","article-title":"A 4GS\/s time-interleaved RF ADC in 65nm CMOS with 4GHz input bandwidth","author":"straayer","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181490.pdf?arnumber=10181490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:52:00Z","timestamp":1691430720000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181490","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}