{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,9]],"date-time":"2025-06-09T20:46:20Z","timestamp":1749501980151,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181591","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["MispredTable: A Side Branch Predictor to TAGE in Multithreading Processors"],"prefix":"10.1109","author":[{"given":"Xincheng","family":"Yang","sequence":"first","affiliation":[{"name":"Shenzhen International Graduate School, Tsinghua University,Shenzhen,China,518055"}]},{"given":"Songping","family":"Mai","sequence":"additional","affiliation":[{"name":"Shenzhen International Graduate School, Tsinghua University,Shenzhen,China,518055"}]},{"given":"Rongxin","family":"Bao","sequence":"additional","affiliation":[{"name":"Institute of Integrated Circuit and System, University of Electronic Science and Technology of China,Chengdu,China,611054"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143490"},{"key":"ref2","article-title":"Combining branch predictors","volume":"49","author":"McFarling","year":"1993","journal-title":"WRL Technical Note TN-36 Digital Western Research Laboratory"},{"key":"ref3","first-page":"1","article-title":"A case for (partially) Tagged GEometric history length branch prediction","volume":"8","author":"Seznec","year":"2006","journal-title":"The Journal of Instruction-Level Parallelism"},{"key":"ref4","first-page":"1","article-title":"A PPM-like, Tag-based branch predictor","volume":"7","author":"Michaud","year":"2005","journal-title":"The Journal of Instruction-Level Parallelism"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/2155620.2155635","article-title":"A new case for the tage branch predictor","volume-title":"Proceedings of the 44th Annual IEEE\/ACM International Symposium on 0Microarchitecture","author":"Seznec","year":"2011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.40"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480053"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.13"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181591.pdf?arnumber=10181591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,12]],"date-time":"2024-04-12T06:36:46Z","timestamp":1712903806000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181591","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}