{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T23:12:49Z","timestamp":1768518769965,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["T2293732"],"award-info":[{"award-number":["T2293732"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDB44000000-11"],"award-info":[{"award-number":["XDB44000000-11"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181615","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["A $2.53 \\mu \\mathrm{W}\/\\text{channel}$ Event-Driven Neural Spike Sorting Processor with Sparsity-Aware Computing-In-Memory Macros"],"prefix":"10.1109","author":[{"given":"Hao","family":"Jiang","sequence":"first","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,State Key Lab of Integrated Chips and Systems"}]},{"given":"Jiapei","family":"Zheng","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,State Key Lab of Integrated Chips and Systems"}]},{"given":"Yunzhengmao","family":"Wang","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,State Key Lab of Integrated Chips and Systems"}]},{"given":"Jinshan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,State Key Lab of Integrated Chips and Systems"}]},{"given":"Haozhe","family":"Zhu","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,State Key Lab of Integrated Chips and Systems"}]},{"given":"Liangjian","family":"Lyu","sequence":"additional","affiliation":[{"name":"School of Communication and Electronic Engineering, East China Normal University"}]},{"given":"Yingping","family":"Chen","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,State Key Lab of Integrated Chips and Systems"}]},{"given":"Chixiao","family":"Chen","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,State Key Lab of Integrated Chips and Systems"}]},{"given":"Qi","family":"Liu","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,State Key Lab of Integrated Chips and Systems"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180442"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050608"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2982208"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2875934"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3131116"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7554\/elife.34518"},{"key":"ref7","author":"Pachitariu","year":"2016","journal-title":"Kilosort: realtime spike-sorting for extracellular electrophysiology with hundreds of channels"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731657"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2264616"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.jneumeth.2018.10.019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2021.3134660"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2021.3076147"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181615.pdf?arnumber=10181615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,13]],"date-time":"2024-04-13T04:43:19Z","timestamp":1712983399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181615","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}