{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:48:53Z","timestamp":1775681333012,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004316","name":"IBM Research AI Hardware Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004316","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181650","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T13:19:44Z","timestamp":1689945584000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited)"],"prefix":"10.1109","author":[{"given":"Hsinyu","family":"Tsai","sequence":"first","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pritish","family":"Narayanan","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shubham","family":"Jain","sequence":"additional","affiliation":[{"name":"IBM Research-T. J. Watson Research Center,Yorktown Heights,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefano","family":"Ambrogio","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kohji","family":"Hosokawa","sequence":"additional","affiliation":[{"name":"IBM Tokyo Research Laboratory,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masatoshi","family":"Ishii","sequence":"additional","affiliation":[{"name":"IBM Tokyo Research Laboratory,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles","family":"Mackin","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Tzu","family":"Chen","sequence":"additional","affiliation":[{"name":"IBM Research-T. J. Watson Research Center,Yorktown Heights,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsuya","family":"Okazaki","sequence":"additional","affiliation":[{"name":"IBM Tokyo Research Laboratory,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akiyo","family":"Nomura","sequence":"additional","affiliation":[{"name":"IBM Tokyo Research Laboratory,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Irem","family":"Boybat","sequence":"additional","affiliation":[{"name":"IBM Research,Zurich, Rüschlikon,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramachandran","family":"Muralidhar","sequence":"additional","affiliation":[{"name":"IBM Research-T. J. Watson Research Center,Yorktown Heights,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin M.","family":"Frank","sequence":"additional","affiliation":[{"name":"IBM Research-T. J. Watson Research Center,Yorktown Heights,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeo","family":"Yasuda","sequence":"additional","affiliation":[{"name":"IBM Tokyo Research Laboratory,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Friz","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuteru","family":"Kohda","sequence":"additional","affiliation":[{"name":"IBM Tokyo Research Laboratory,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"An","family":"Chen","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Fasoli","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Malte J.","family":"Rasch","sequence":"additional","affiliation":[{"name":"IBM Research-T. J. Watson Research Center,Yorktown Heights,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stanis\u0142aw","family":"Wo\u017aniak","sequence":"additional","affiliation":[{"name":"IBM Research,Zurich, Rüschlikon,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Luquin","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Narayanan","sequence":"additional","affiliation":[{"name":"IBM Research-T. J. Watson Research Center,Yorktown Heights,NY,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geoffrey W.","family":"Burr","sequence":"additional","affiliation":[{"name":"IBM Research–Almaden,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","article-title":"Fully on-chip MAC at 14nm enabled by accurate row-wise programming of PCM-based weights and parallel vector-transport in duration-format","author":"narayanan","year":"2021","journal-title":"Symposium on VLSI Technology"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2017.2716579"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492362"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047135"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3205289.3205297"},{"key":"ref2","author":"amodei","year":"2018","journal-title":"AI and Compute"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3221390"},{"key":"ref17","year":"0","journal-title":"NVIDIA data center deep learning product performance"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3115993"},{"key":"ref18","first-page":"t13.3","article-title":"Fully on-chip MAC at 14nm enabled by accurate row-wise programming of PCM-based weights and parallel vector-transport in duration-format","author":"narayanan","year":"0","journal-title":"2021 Symposium on VLSI Technology"},{"key":"ref8","article-title":"Analog Computation in Flash Memory for Datacenter-scale AI Inference in a Small Chip","author":"fick","year":"2018","journal-title":"Hot Chips"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2936761"},{"key":"ref9","author":"strachan","year":"2015","journal-title":"The dot-product engine (DPE) Exploring high efficiency analog multiplication with memristor arrays"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aac8a5"},{"key":"ref3","author":"brown","year":"2020","journal-title":"Language models are few-shot learners"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2021.9641759"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181650.pdf?arnumber=10181650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:00:02Z","timestamp":1775678402000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181650","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}