{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T06:57:37Z","timestamp":1764053857109,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181713","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["A 3.84 GHz 32 fs RMS Jitter Over-Sampling PLL with High-Gain Cross-Switching Phase Detector"],"prefix":"10.1109","author":[{"given":"Xuhong","family":"Lil","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianghu","family":"Hong","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunqi","family":"Shi","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leilei","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boxiao","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Deng","sequence":"additional","affiliation":[{"name":"University of Houston,Department of Electrical and Computer Engineering,Houston,TX,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinghong","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Houston,Department of Electrical and Computer Engineering,Houston,TX,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Runxi","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, East China Normal University,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101046"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3089930"},{"key":"ref15","first-page":"3093","article-title":"A 3.36 GHz locking-tuned type-I sampling PLL with -78.6 dBc reference spur merging single-path reference-deedthrough-suppression and narrow-pulse-shielding techniques","volume":"68","author":"huang","year":"2021","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3131219"},{"key":"ref11","first-page":"1","article-title":"A 9 GHz 72 fs total-integrated-jitter fractional-N digital PLL with calibrated frequency quadrupler","author":"buccoleri","year":"2022","journal-title":"IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"ref10","first-page":"264","article-title":"A fractional-N synthesizer with 110 fs rms jitter and a reference quadrupler for wide-band 802.11ax","author":"song","year":"2019","journal-title":"IEEE International Solid- State Circuits Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2647698"},{"key":"ref1","first-page":"1254","article-title":"A 28-nm 75-fs rms analog fractional- N sampling PLL with a highly linear DTC incorporating background DTC gain calibration and reference clock duty cycle correction","volume":"54","author":"wu","year":"2019","journal-title":"1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3031901"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3105335"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634762"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2022.3149274"},{"key":"ref8","first-page":"87","article-title":"A quadrature sub-sampling phase de-tector for fast-relocked sub-sampling PLL under external interference","volume":"68","author":"geng","year":"2021","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2779514"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref4","first-page":"1","article-title":"A 1.575 GHz, 1.63 mW CMOS injection-locked ring oscillator powered by FBAR-based PLL reference","author":"hu","year":"2020","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3201939"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951377"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181713.pdf?arnumber=10181713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:50:50Z","timestamp":1691430650000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181713","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}