{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T23:15:35Z","timestamp":1773270935908,"version":"3.50.1"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFA1003602"],"award-info":[{"award-number":["2021YFA1003602"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181734","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["eSSpMV: An Embedded-FPGA-based Hardware Accelerator for Symmetric Sparse Matrix-Vector Multiplication"],"prefix":"10.1109","author":[{"given":"Ruiqi","family":"Chen","sequence":"first","affiliation":[{"name":"Fudan University,State Key Lab of ASIC &#x0026; System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC &#x0026; System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuhanxiao","family":"Ma","sequence":"additional","affiliation":[{"name":"Gallatin School of Individualized Study, New York University,New York,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianli","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC &#x0026; System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC &#x0026; System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC &#x0026; System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/356616.356618"},{"key":"ref12","first-page":"1","article-title":"Conflict-free symmet-ric sparse matrix-vector multiplication on multicore architec-tures","author":"elafrou","year":"0","journal-title":"Proceedings of the International Conference for High Performance Computing Networking Storage and Analysis (SC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586203"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-0363(19971015)25:7<739::AID-FLD581>3.0.CO;2-Y"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147058"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375311"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502357"},{"key":"ref10","first-page":"1","article-title":"Sparse deep neural network acceleration on HBM-enabled FPGA plat-form","author":"jain","year":"0","journal-title":"2021 IEEE High Performance Extreme Computing Conference (HPEC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3058317"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2993552"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3381427.3381428"},{"key":"ref16","first-page":"1","article-title":"Mapping sparse matrix-vector multiplication on fpgas","author":"sun","year":"2007","journal-title":"Reconfigurable Systems Sum-mer Institute - RSSI2007"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362674"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304624"},{"key":"ref24","first-page":"26","volume":"1","author":"sanderson","year":"2016","journal-title":"Armadillo a template-based C++library for linear algebra"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912923"},{"key":"ref26","author":"naumov","year":"0","journal-title":"Incomplete-LU and cholesky preconditioned iter-ative methods using CUSPARSE and CUBLAS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2939785"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.23"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.27"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751209"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2939726"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2995741"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.43"},{"key":"ref7","first-page":"1","article-title":"Mod-ified compressed sparse row format for accelerated FPGA-based sparse matrix multiplication","author":"pligouroudis","year":"0","journal-title":"2020 IEEE International Symposium on Circuits and Systems (IS CAS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00068"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3399732"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00058"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3371275"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181734.pdf?arnumber=10181734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:54:58Z","timestamp":1691430898000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181734","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}