{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:19:20Z","timestamp":1766269160290,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181759","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["1.7pJ\/SOP Neuromorphic Processor with Integrated Partial Sum Routers for In-Network Computing"],"prefix":"10.1109","author":[{"given":"B.","family":"Wang","sequence":"first","affiliation":[{"name":"Singapore University of Technology and Design (SUTD)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. M.","family":"Wong","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics (IME), Agency for Science, Technology and Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Li","sequence":"additional","affiliation":[{"name":"Singapore University of Technology and Design (SUTD)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y. S.","family":"Chong","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics (IME), Agency for Science, Technology and Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Zhou","sequence":"additional","affiliation":[{"name":"National University of Singapore (NUS),Department of Computer Science,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W. F.","family":"Wong","sequence":"additional","affiliation":[{"name":"National University of Singapore (NUS),Department of Computer Science,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Peh","sequence":"additional","affiliation":[{"name":"National University of Singapore (NUS),Department of Computer Science,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mani","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics (IME), Agency for Science, Technology and Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Upadhyay","sequence":"additional","affiliation":[{"name":"National University of Singapore (NUS),Department of Computer Science,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Balaji","sequence":"additional","affiliation":[{"name":"National University of Singapore (NUS),Department of Computer Science,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. T.","family":"Do","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics (IME), Agency for Science, Technology and Research"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","first-page":"240","article-title":"Shenjing: A low power reconfigurable neuromorphic accelerator with partial-sum and spike networks-on-chip","author":"wang","year":"0","journal-title":"2020 Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VLSIC.2018.8502423"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/3411763.3451689"},{"key":"ref4","first-page":"140","article-title":"7.6 a 65nm 236.5 nJ\/Classification neuromorphic processor with 7.5% energy overhead on-chip learning using direct spike-only feedback","author":"park","year":"0","journal-title":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)"},{"key":"ref3","first-page":"95","article-title":"A 2.1 pJ\/SOP 40nm snn accelerator featuring on-chip transfer learning using Delta STDP","author":"wong","year":"0","journal-title":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)"},{"key":"ref6","first-page":"1","article-title":"Reckon: A 28nm sub-mm-task -agnostic spiking recurrent neural network processor enabling on-chip learning over second-long timescales","volume":"65","author":"frenkel","year":"0","journal-title":"IEEE International Solid-State Circuits Conference ISSCC 2022"},{"key":"ref5","first-page":"146","article-title":"9.2 a 28nm 12.1 TOPS\/W dual-mode cnn processor using effective-weight-based convolution and error-compensation-based prediction","volume":"64","author":"mo","year":"0","journal-title":"2021 IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"5081","DOI":"10.1109\/TCSI.2021.3112979","article-title":"A 5.28-mm2 4.5pJ\/SOP energy-efficient spiking neural network hardware with reconfigurable high processing speed neuron core and congestion-aware router","volume":"68","author":"pu","year":"2021","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/A-SSCC48613.2020.9336142"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181759.pdf?arnumber=10181759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:53:46Z","timestamp":1691430826000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181759","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}