{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:27:36Z","timestamp":1779380856487,"version":"3.53.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["MOST 111-2218-E-002-018-MBK"],"award-info":[{"award-number":["MOST 111-2218-E-002-018-MBK"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181793","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["H-RIS: Hybrid Computing-in-Memory Architecture Exploring Repetitive Input Sharing"],"prefix":"10.1109","author":[{"given":"Yu-Chen","family":"Chen","sequence":"first","affiliation":[{"name":"National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cheng-Yang","family":"Chang","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University,Taipei,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"An-Yeu","family":"Wu","sequence":"additional","affiliation":[{"name":"National Taiwan University,Department of Electrical Engineering,Taipei,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643526"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218638"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3078408"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357566"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322271"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref2","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Neural Information Processing Systems (NIPS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586315"},{"key":"ref17","article-title":"Precision Gating: Improving Neural Network Efficiency with Dynamic Dual-Precision Activations","author":"zhang","year":"0","journal-title":"International Conference on Learning Representations (ICLR)"},{"key":"ref16","article-title":"Channel Gating Neural Network","author":"hua","year":"0","journal-title":"Conference on Neural Information Processing Systems (NeurIPS)"},{"key":"ref18","author":"krizhevsky","year":"2009","journal-title":"Learning multiple layers of features from tiny images"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242506"},{"key":"ref7","article-title":"A 4M synapses integrated analog ReRAM based 66.5TOPS\/W neural-network processor with cell current controlled writing and flexible network architecture","author":"mochida","year":"2018","journal-title":"International Symposium on VLSI Technology Systems and Applications (VLSI-TSA)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401656"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3180155.3180220"},{"key":"ref3","article-title":"Deep learning for anomaly detection: A survey","author":"chalapathy","year":"2019","journal-title":"ArXiv Preprint"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181793.pdf?arnumber=10181793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:48:02Z","timestamp":1691430482000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181793","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}