{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:40:23Z","timestamp":1740102023997,"version":"3.37.3"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003836","name":"IC Design Education Center (IDEC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181902","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A 332 TOPS\/W Input\/Weight-Parallel Computing-in-Memory Processor with Voltage-Capacitance-Ratio Cell and Time-Based ADC"],"prefix":"10.1109","author":[{"given":"Seongyon","family":"Hong","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soyeon","family":"Um","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangjin","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangyeob","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wooyoung","family":"Jo","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST),Daejeon,Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3124757"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362454"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2257900"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.645070"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3080042"},{"key":"ref7","first-page":"1","article-title":"Fully row\/column-parallel in-memory computing SRAM macro employing capacitor-based mixed-signal computation with 5-b inputs","author":"lee","year":"2021","journal-title":"2021 Symposium on VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772781"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731681"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1109\/ISSCC42613.2021.9365788","article-title":"15.1 a programmable neural-network inference accelerator based on scalable in-memory computing","volume":"64","author":"jia","year":"2021","journal-title":"2021 IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181902.pdf?arnumber=10181902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:51:26Z","timestamp":1691430686000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181902","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}