{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T12:58:07Z","timestamp":1760014687950},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181912","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["ANN Inference enabled by Variability Mitigation using 2T-1R Bit Cell-based Design Space Analysis"],"prefix":"10.1109","author":[{"given":"Shreyas","family":"Deshmukh","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Saraswat","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkatesh","family":"Gopinath","sequence":"additional","affiliation":[{"name":"GlobalFoundries,Santa Clara,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Nair","sequence":"additional","affiliation":[{"name":"GlobalFoundries,Santa Clara,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laxmeesha","family":"Somappa","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maryam S.","family":"Baghini","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Udayan","family":"Ganguly","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772817"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015940"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3097975"},{"key":"ref20","article-title":"A Temporally and Spatially Local Spike-based Backpropagation Algorithm to Enable Training in Hardware","author":"biswas","year":"2022","journal-title":"ArXiv"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865560"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108142"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/31\/6\/063002"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DRC55272.2022.9855783"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10853-018-2134-6"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-21514-8_41"},{"key":"ref18","first-page":"2","article-title":"A 14nm 100Kb 2T1R Transpose RRAM with >150X resistance ratio enhancement and 27.95% reduction on energy-latency product using low-power near threshold read operation and fast data-line current stabling scheme","author":"wang","year":"0","journal-title":"Symposium on VLSI Technology Digest of Technical Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2018.8486890"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-00825-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1149\/06414.0049ecst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2696023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.5030780"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2805822"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2017.2782184"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181912.pdf?arnumber=10181912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:49:42Z","timestamp":1691430582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181912\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181912","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}