{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:40:18Z","timestamp":1740102018738,"version":"3.37.3"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFB0300900"],"award-info":[{"award-number":["2021YFB0300900"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181966","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive Caching Policies for Chiplet Systems Based on Reinforcement Learning"],"prefix":"10.1109","author":[{"given":"Chongyi","family":"Yang","sequence":"first","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University,Hangzhou,China,310027"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhendong","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University,Hangzhou,China,310027"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaohang","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Cyber Science and Technology, Zhejiang University,Hangzhou,China,310027"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University,Hangzhou,China,310027"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref12","first-page":"351","article-title":"Chiplet-package co-design for 2.5 D systems using standard ASIC CAD tools","author":"kabir","year":"0","journal-title":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1177\/1094342015593158"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480114"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3086541"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref17","first-page":"28","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.728"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2676768"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-014-1459-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9566865"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3203005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731107"},{"key":"ref6","first-page":"299","article-title":"Building expressive, area-efficient coherence directories","author":"fang","year":"0","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00024"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181966.pdf?arnumber=10181966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:46:09Z","timestamp":1691430369000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181966","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}