{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:45:41Z","timestamp":1751093141972},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10181992","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A 12T SRAM in-Memory Computing differential current architecture for CNN implementations"],"prefix":"10.1109","author":[{"given":"Gines","family":"Domenech-Asensi","sequence":"first","affiliation":[{"name":"Universidad Politécnica de Cartagena,Dpto. de Electrónica, Tecnología de Computadoras y Proyectos,Cartagena,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram\u00f3n","family":"Ruiz-Merino","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Cartagena,Dpto. de Electrónica, Tecnología de Computadoras y Proyectos,Cartagena,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan","family":"Zapata-Perez","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Cartagena,Dpto. de Electrónica, Tecnología de Computadoras y Proyectos,Cartagena,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 A.","family":"D\u00edaz-Madrid","sequence":"additional","affiliation":[{"name":"Centro Universitario de la Defensa,Dpto. de Ingeniería y Técnicas Aplicadas,Santiago de la Ribera,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICUFN49451.2021.9528655"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT50263.2020.9190473"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780234"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102276"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180757"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS52662.2022.9842017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10181992.pdf?arnumber=10181992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:55:19Z","timestamp":1691430919000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10181992\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10181992","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}