{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:40:15Z","timestamp":1740102015517,"version":"3.37.3"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U19A2062"],"award-info":[{"award-number":["U19A2062"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10182064","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Towards Accelerating Assertion Coverage Using Surrogate Logic Models"],"prefix":"10.1109","author":[{"given":"Tun","family":"Li","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology,Changsha,Hunan,China,410073"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingchuan","family":"Shi","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology,Changsha,Hunan,China,410073"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongji","family":"Zou","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology,Changsha,Hunan,China,410073"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wanxia","family":"Qu","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology,Changsha,Hunan,China,410073"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041846"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2651400"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989021"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3441297"},{"journal-title":"The Satisfiability Modulo Theories Library","year":"2022","key":"ref20"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917975"},{"journal-title":"Xuantie E902","year":"2022","key":"ref22"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802505"},{"journal-title":"EH1 RISC-V SweRV Core 1 9","year":"2022","key":"ref21"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2010.5948310"},{"journal-title":"Assertion-Based Design","year":"2004","author":"foster","key":"ref1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2019.8894251"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2022.05.001"},{"key":"ref18","first-page":"17","article-title":"Functional Vectors Generation for RT-Level Verilog Descriptions Based on Path Enumeration and Constraint Logic Programming","author":"li","year":"0","journal-title":"2005 EuroMicro Symposium on Digital System Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282776"},{"key":"ref7","first-page":"602","article-title":"Toward an extremely-high-throughput and even-distribution pattern generator for the constrained random simulation techniques","author":"wu","year":"0","journal-title":"2011 International Conference on Computer-Aided Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2534397"},{"key":"ref4","article-title":"Introduction to the new accellera open verification library","author":"foster","year":"0","journal-title":"2006 Design and Verification Conference and Exhibition"},{"year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02658-4_34"},{"key":"ref5","first-page":"258","article-title":"Stimulus generation for constrained random simulation","author":"kitchen","year":"0","journal-title":"2007 International Conference on Computer-Aided Design"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2023,5,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10182064.pdf?arnumber=10182064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:51:20Z","timestamp":1691430680000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10182064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10182064","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}