{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T22:05:21Z","timestamp":1768514721177,"version":"3.49.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10182181","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["An Artifact-Resilient Neural Recording Front-end with Rail-to-Rail DM and CM Offset Correction"],"prefix":"10.1109","author":[{"given":"Mehdi","family":"Bandali","sequence":"first","affiliation":[{"name":"Boise State University,Department of Electrical and Computer Engineering,Boise,ID,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin C.","family":"Johnson","sequence":"additional","affiliation":[{"name":"Boise State University,Department of Electrical and Computer Engineering,Boise,ID,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184671"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2019.2963174"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3018478"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2019.01011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867293"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2560\/12\/6\/066012"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2863952"},{"key":"ref22","article-title":"A 0.0046-mm {2} two-step incremental delta-sigma analog-to-digital con-verter neuronal recording front end with 120-mvpp offset compensation","author":"wendler","year":"2022","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2506651"},{"key":"ref21","first-page":"200","article-title":"A 256-channel actively-multiplexed ? ecog implant with column-parallel incremental delta sigma adcs employing bulk-dacs in 22-nm fdsoi technology","volume":"65","author":"huang","year":"2022","journal-title":"IEEE International Solid-State Circuits Conference ISSCC 2022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2931811"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1080\/09540261.2017.1282438"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/jmri.10069"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3171689"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908664"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EMBC.2016.7591066"},{"key":"ref8","article-title":"A hybrid 1st\/2nd-order vco-based ctdsm with rail-to-rail artifact tolerance for bidirectional neural interface","author":"liu","year":"2022","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3176272"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008543"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2012.2183617"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2552\/ab2610"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063074"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008470"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10182181.pdf?arnumber=10182181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:49:26Z","timestamp":1691430566000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10182181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10182181","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}