{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:11:52Z","timestamp":1774631512082,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T00:00:00Z","timestamp":1684627200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,21]]},"DOI":"10.1109\/iscas46773.2023.10182204","type":"proceedings-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T17:19:44Z","timestamp":1689959984000},"page":"1-5","source":"Crossref","is-referenced-by-count":13,"title":["THRAM: A Template-based Heterogeneous CGRA Modeling Framework Supporting Fast DSE"],"prefix":"10.1109","author":[{"given":"Jingyuan","family":"Li","sequence":"first","affiliation":[{"name":"Fudan University,State Key Lab of ASIC and System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunhui","family":"Qiu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC and System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guowei","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC and System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qilong","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC and System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenbo","family":"Yin","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC and System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC and System,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00084"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1109\/ASAP52443.2021.00029","article-title":"OpenCGRA: Democratizing Coarse-Grained Recon-figurable Arrays","author":"tan","year":"2021","journal-title":"2021 IEEE 32nd International Conference on Application-specific Systems Architectures and Processors (ASAP)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586267"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/ISCA45697.2020.00032","article-title":"DSAGEN: Synthesizing Programmable Spatial Accelerators","author":"weng","year":"2020","journal-title":"2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)"},{"key":"ref30","article-title":"Hebo: Heteroscedastic evolutionary bayesian optimisation","author":"cowen-rivers","year":"2020","journal-title":"ArXiv Preprint"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572129"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3357375","article-title":"A Survey of Coarse-Grained Reconfigurable Architecture and Design","volume":"52","author":"liu","year":"2020","journal-title":"ACM Computing Surveys"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025280"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00021"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3120541"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473955"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2207748"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218553"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507772"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/HPCA.2016.7446059","article-title":"HRL: Efficient and flexible reconfigurable logic for near-data processing","author":"gao","year":"2016","journal-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2494218"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref29","first-page":"3306","article-title":"Batch Bayesian optimization via multi-objective ac-quisition ensemble for automated analog circuit design","author":"lyu","year":"2018","journal-title":"International Conference on Machine Learning"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW55747.2022.00113"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293964"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2021.3057203"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3123178"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952839"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116408"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2015.41"}],"event":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,25]]}},"container-title":["2023 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10181241\/10181318\/10182204.pdf?arnumber=10182204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:49:48Z","timestamp":1691430588000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10182204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,21]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/iscas46773.2023.10182204","relation":{},"subject":[],"published":{"date-parts":[[2023,5,21]]}}}