{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T18:37:39Z","timestamp":1772303859104,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006180","name":"Technology Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006180","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937212","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2467-2471","source":"Crossref","is-referenced-by-count":2,"title":["Spectre attack detection with Neutral Network on RISC-V processor"],"prefix":"10.1109","author":[{"given":"Anh-Tien","family":"Le","sequence":"first","affiliation":[{"name":"University of Electro-Communications,Tokyo,Japan"}]},{"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[{"name":"University of Electro-Communications,Tokyo,Japan"}]},{"given":"Ba-Anh","family":"Dao","sequence":"additional","affiliation":[{"name":"University of Electro-Communications,Tokyo,Japan"}]},{"given":"Akira","family":"Tsukamoto","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology,Tokyo,Japan"}]},{"given":"Kuniyasu","family":"Suzaki","sequence":"additional","affiliation":[{"name":"Technology Research Association of Secure IoT Edge Application based on RISC-V Open Architecture,Tokyo,Japan"}]},{"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"University of Electro-Communications,Tokyo,Japan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317914"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3082471"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SysCon48628.2021.9447078"},{"key":"ref13","article-title":"The Berkeley out-of-order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor","author":"celio","year":"2015","journal-title":"Technical Report UCB\/EECS-2006–183 EECS Department"},{"key":"ref14","first-page":"1","article-title":"TEE Boot Procedure with Crypto-accelerators in RISC-V Processors","author":"duran","year":"2020","journal-title":"In Proceedings of the CARRV 2020 Workshop on Computer Architecture Research with RISC-V (with ISCA 2020)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180551"},{"key":"ref16","first-page":"719","article-title":"Flush+ reload: a high resolution, low noise, l3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"In Proceedings of the 23rd USENIX Security Symposium (USENIX Security 14)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref18","article-title":"Exploring coremark a benchmark maximizing simplicity and efficacy","author":"gal-on","year":"2012","journal-title":"The Embedded Microprocessor Benchmark Consortium"},{"key":"ref19","article-title":"MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols","author":"trippel","year":"2018","journal-title":"arXiv 1802 03802"},{"key":"ref4","first-page":"980","article-title":"TruSpy: Cache Side-Channel Information Leakage from the Secure World on ARM Devices","author":"zhang","year":"2016","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref3","first-page":"249","article-title":"A systematic evaluation of transient execution attacks and defenses","author":"canella","year":"2019","journal-title":"In Proceedings of the 28th USENIX Conference on Security Symposium (SEC’19)"},{"key":"ref6","first-page":"1","article-title":"Replicating and Mitigating Spectre Attacks on a Open Source RISC-V Microarchitecture","author":"gonzalez","year":"2019","journal-title":"In Proceedings of the CARRV 2019 Workshop on Computer Architecture Research with RISC-V (with ISCA 2019)"},{"key":"ref5","first-page":"1","article-title":"Experiment on Replication of Side Channel Attack via Cache of RISCV Berkeley out-of-order Machine (BOOM) Implemented on FPGA","author":"le","year":"2020","journal-title":"In Proceedings of the CARRV 2020 Workshop on Computer Architecture Research with RISC-V (with ISCA 2020)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317903"},{"key":"ref7","first-page":"1","article-title":"SonicBOOM: The 3rd Generation Berkeley out-of-order Machine","author":"zhao","year":"2020","journal-title":"CARRV 2020 Workshop on Computer Architecture Research with RISC-V (with ISCA 2020)"},{"key":"ref2","article-title":"Meltdown","author":"lipp","year":"2018","journal-title":"arXiv preprint arXiv 1801 01000"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00033"},{"key":"ref20","year":"0","journal-title":"SPECTRE ATTACK Variant 1 on Images"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937212.pdf?arnumber=9937212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:20:45Z","timestamp":1669666845000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937212","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}