{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:50:18Z","timestamp":1772121018228,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937242","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2276-2280","source":"Crossref","is-referenced-by-count":8,"title":["ShareFloat CIM: A Compute-In-Memory Architecture with Floating-Point Multiply-and-Accumulate Operations"],"prefix":"10.1109","author":[{"given":"An","family":"Guo","sequence":"first","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Yongliang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Tianzhu","family":"Xiong","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Chen","family":"Xue","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Yufei","family":"Wang","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2917852"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702401"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401600"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"238","DOI":"10.1109\/ISSCC42613.2021.9365958","article-title":"15.2 A 2.75-to-75.9TOPS\/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating","author":"yue","year":"2021","journal-title":"In 2021 IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939888"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2019.8852109"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993662"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492476"},{"key":"ref2","first-page":"1","article-title":"Fully Row\/ColumnParallel In-memory Computing SRAM Macro employing Capacitor-based Mixed-signal Computation with 5-b Inputs","author":"lee","year":"2021","journal-title":"2021 Symposium on VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"ref9","first-page":"1","article-title":"Parallelizing SRAM Arrays with Customized Bit-Cell for Binary Neural Networks","author":"liu","year":"2018","journal-title":"2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC) DAC"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937242.pdf?arnumber=9937242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:21:57Z","timestamp":1669666917000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937242\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937242","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}