{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T00:43:56Z","timestamp":1775177036478,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937272","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"3383-3387","source":"Crossref","is-referenced-by-count":9,"title":["SNNIM: A 10T-SRAM based Spiking-Neural-Network-In-Memory architecture with capacitance computation"],"prefix":"10.1109","author":[{"given":"Bo","family":"Wang","sequence":"first","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Chen","family":"Xue","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Han","family":"Liu","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Xiang","family":"Li","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Anran","family":"Yin","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Zhongyuan","family":"Feng","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Yuyao","family":"Kong","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Tianzhu","family":"Xiong","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Haiming","family":"Hsu","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Yongliang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"An","family":"Guo","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Yufei","family":"Wang","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[{"name":"Southeast University,Nanjing,China"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00141"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2970709"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3092727"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref7","first-page":"394","article-title":"Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation","author":"yang","year":"2020","journal-title":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/MM.2018.112130359","article-title":"Loihi: a neuromorphic manycore processor with on-chip learning","volume":"38","author":"davies","year":"2018","journal-title":"IEEE Micro"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","author":"merolla","year":"2014","journal-title":"Science"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937272.pdf?arnumber=9937272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:23:17Z","timestamp":1669666997000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937272","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}