{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T18:58:30Z","timestamp":1773514710733,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937296","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2655-2659","source":"Crossref","is-referenced-by-count":4,"title":["A 2.5-GS\/s Time-Interleaved SAR-Assisted Ringamp-Based Pipelined ADC with Digital Background Calibration"],"prefix":"10.1109","author":[{"given":"Jingchao","family":"Lan","sequence":"first","affiliation":[{"name":"Fudan University,State Key Laboratory of ASIC & System,dept. Microelectronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danfeng","family":"Zhai","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of ASIC & System,dept. Microelectronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongzhen","family":"Chen","sequence":"additional","affiliation":[{"name":"Tongji University,College of electronic and information engineering,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhekan","family":"Ni","sequence":"additional","affiliation":[{"name":"Hangzhou Dianzi University,The electronics and information college,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xingchen","family":"Shen","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of ASIC & System,dept. Microelectronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Ye","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of ASIC & System,dept. Microelectronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junyan","family":"Ren","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of ASIC & System,dept. Microelectronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9060910"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889680"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2943935"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3093571"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref3","first-page":"162","article-title":"First order statistic based fast blind calibration oftime skews for time-interleaved ADCs","volume":"67","author":"yin","year":"2020","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref6","first-page":"386","article-title":"A 1.62 GS\/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70 dBFS","author":"le dortz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2793535"},{"key":"ref8","first-page":"464","article-title":"An 11b 3.6 GS\/s time-interleaved SAR ADC in 65nm CMOS","author":"janssen","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778077"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2915583"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196731"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937296.pdf?arnumber=9937296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:23:04Z","timestamp":1669666984000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937296","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}