{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:42:52Z","timestamp":1725608572343},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937313","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T15:38:08Z","timestamp":1668181088000},"page":"1467-1471","source":"Crossref","is-referenced-by-count":0,"title":["A Trim Bit One Time Programmable EPROM with Aggressively Reduced Area, Enhanced Functionality, and Extra Features"],"prefix":"10.1109","author":[{"given":"Xiaowei","family":"Deng","sequence":"first","affiliation":[{"name":"Texas Instruments Inc,Dallas,TX,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunchen","family":"Qiu","sequence":"additional","affiliation":[{"name":"Texas Instruments Inc,Dallas,TX,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Toops","sequence":"additional","affiliation":[{"name":"Texas Instruments Inc,Dallas,TX,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Jamison","sequence":"additional","affiliation":[{"name":"Texas Instruments Inc,Dallas,TX,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.1991.733095"},{"key":"ref3","first-page":"231","article-title":"A voltage reference with on-chip trimmable temperature coefficient and offset voltage","author":"gruber","year":"2011","journal-title":"Proc Int Conf Mixed Design of Integrated Circuits and System"},{"key":"ref10","first-page":"130","article-title":"A 65 nm ultra-high-density dual-port SRAM with 0.71 um2 8T-Cell for SoC","author":"nii","year":"2006","journal-title":"IEEE Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2771106"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2228398"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.485867"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662415"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920520"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.58286"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/19.650794"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2021.3092507"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ULTSYM.1981.197595"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937313.pdf?arnumber=9937313","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T15:21:31Z","timestamp":1669648891000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937313\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937313","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}