{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T07:35:24Z","timestamp":1751441724924,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937329","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"3373-3377","source":"Crossref","is-referenced-by-count":8,"title":["Novel FDSOI-based Dynamic XNOR Logic for Ultra-Dense Highly-Efficient Computing"],"prefix":"10.1109","author":[{"given":"Shubham","family":"Kumar","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Kanpur,Electrical Engineering Department,Kanpur,India,208016"}]},{"given":"Swetaki","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kanpur,Electrical Engineering Department,Kanpur,India,208016"}]},{"given":"Chetan Kumar","family":"Dabhi","sequence":"additional","affiliation":[{"name":"University of California,Electrical Engineering Department,Berkely,CA,USA,94720"}]},{"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]},{"given":"Yogesh Singh","family":"Chauhan","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kanpur,Electrical Engineering Department,Kanpur,India,208016"}]}],"member":"263","reference":[{"key":"ref10","first-page":"2781","volume":"88","author":"wang","year":"2011","journal-title":"Low power and high performance dynamic CMOS XOR\/XNOR gate design Microelectronic Engineenng"},{"key":"ref11","volume":"7","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724592"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM47692.2020.9117979"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2994018"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/S3S46989.2019.9320666"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1049\/ip-cds:20010170","article-title":"Low-voltage low-power CMOS full adder","volume":"148","author":"radhaknshnan","year":"2001","journal-title":"IEE Proc -Circuits Devices Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2983850"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCE.2014.7086647"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"619","DOI":"10.1109\/ICOSP.2000.894564","article-title":"Design and analysis of 10-transistor full adders using novel XOR-XNOR gates","volume":"1","author":"bui","year":"2000","journal-title":"WCC 2000 - ICSP 2000 2000 5th International Conference on Signal Processing Proceedings 16th World Computer Congress 20001"},{"key":"ref3","first-page":"25","article-title":"New 4-transistor XOR and XNOR designs","author":"bui","year":"2000","journal-title":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)"},{"key":"ref6","first-page":"1149","volume":"39","author":"gong","year":"2008","journal-title":"Analysis and optimization of leakage current charactenstics in sub65nm dual Vt footed domino circuits Microelectronics Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1999.867755"},{"key":"ref8","first-page":"50","volume":"83","author":"takahashi","year":"2000","journal-title":"Adiabatic dynamic CMOS logic circuit Electron Comm Jpn Pt II"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.860119"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051937"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937329.pdf?arnumber=9937329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:23:46Z","timestamp":1669667026000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937329","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}