{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T23:37:25Z","timestamp":1774654645343,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000196","name":"Canada Foundation for Innovation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000196","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937568","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2891-2894","source":"Crossref","is-referenced-by-count":1,"title":["Variation-Aware Analog Circuit Sizing in Carbon Nanotube"],"prefix":"10.1109","author":[{"given":"Zahra","family":"Heshmatpour","sequence":"first","affiliation":[{"name":"Memorial University of Newfoundland,Department of Electronic Engineering,St.john’s,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Memorial University of Newfoundland,Department of Electronic Engineering,St.john’s,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Howard M.","family":"Heys","sequence":"additional","affiliation":[{"name":"Memorial University of Newfoundland,Department of Electronic Engineering,St.john’s,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858368"},{"key":"ref11","first-page":"1","article-title":"On Applying Pareto Optimization for Complete Performance Space Modeling of Analog ICs","author":"schreiber","year":"2018","journal-title":"ANALOG 2018 16th GMM\/ITG-Symposium dummydata"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST52088.2021.9493409"},{"key":"ref13","first-page":"275","article-title":"Compact modeling and design optimization of carbon nanotube field-effect transistors for the sub-10nm technology nodes","author":"lee","year":"2015","journal-title":"Proc 73rd Annual Device Research Conference (DRC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3236624"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.03.017"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351431"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s00158-011-0729-5"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejor.2006.08.008"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCB.2009.2026633"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1493-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2626437"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2076323"},{"key":"ref5","first-page":"1","article-title":"PVT variations of a behaviorally modeled single walled carbon nanotube field-effect transistor (SWCNTFET)","author":"agrawal","year":"2015","journal-title":"Proc International Conference on Nascent Technologies in the Engineering Field (ICNTE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-019-01492-0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976734"},{"key":"ref2","first-page":"3034","article-title":"VLSI circuit layout","volume":"5","author":"zhang","year":"2009","journal-title":"Wiley Encyclopedia of Computer Science and Engineering"},{"key":"ref1","first-page":"101v","article-title":"A novel analog layout synthesis tool","author":"zhang","year":"2004","journal-title":"Proc IEEE International Symposium on Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351560"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776073"},{"key":"ref21","article-title":"anriseth\/MultiJuMP.jl: Utopia and Nadir points","author":"riseth","year":"2019"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937568.pdf?arnumber=9937568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:23:08Z","timestamp":1669666988000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937568","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}