{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T19:28:17Z","timestamp":1769542097286,"version":"3.49.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937573","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T15:38:08Z","timestamp":1668181088000},"page":"1610-1614","source":"Crossref","is-referenced-by-count":7,"title":["The Impact of Logic Gates Susceptibility in Overall Circuit Reliability Analysis"],"prefix":"10.1109","author":[{"given":"Matheus F.","family":"Pontes","sequence":"first","affiliation":[{"name":"Centro de Desenvolvimento Tecnológico - Universidade Federal de Pelotas - UFPel,Pelotas,Brazil"}]},{"given":"Ingrid F. V.","family":"Oliveira","sequence":"additional","affiliation":[{"name":"Centro de Desenvolvimento Tecnológico - Universidade Federal de Pelotas - UFPel,Pelotas,Brazil"}]},{"given":"Rafael B.","family":"Schvittz","sequence":"additional","affiliation":[{"name":"Centro de Ciências Computacionais - Universidade Federal do Rio Grande - FURG,Rio Grande,Brazil"}]},{"given":"Leomar S.","family":"Rosa","sequence":"additional","affiliation":[{"name":"Centro de Desenvolvimento Tecnológico - Universidade Federal de Pelotas - UFPel,Pelotas,Brazil"}]},{"given":"Paulo F.","family":"Butzen","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul - UFRGS,Departamento de Eng. Elétrica,Porto Alegre,Brazil"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES51350.2021.9489243"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617852"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-020-05898-x"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.154"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-020-00058-1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.104993"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325252"},{"key":"ref18","first-page":"59","article-title":"Evaluating circuit reliability under probabilistic gate-level fault models","author":"patel","year":"2003","journal-title":"Proceedings of the International Workshop on Logic and Synthesis"},{"key":"ref19","first-page":"185","article-title":"A simplified layout-level method for single event transient faults susceptibility on logic gates","year":"2019","journal-title":"et al"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2886027"},{"key":"ref27","article-title":"Nangate 45nm open cell library","author":"knudsen","year":"2008","journal-title":"CDNLive! EMEA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ElConRus51938.2021.9396456"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778107"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.276"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3071256"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2772267"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-68368-9_3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2018.2876475"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.042"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"Abc: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"International Conference on Computer Aided Verification"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887922"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v16i3.568"},{"key":"ref25","article-title":"The epfl combinational benchmark suite","author":"amar\u00fa","year":"2015","journal-title":"Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS)"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937573.pdf?arnumber=9937573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T05:41:16Z","timestamp":1769492476000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937573","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}