{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:30:14Z","timestamp":1763724614554,"version":"3.37.3"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937578","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"1744-1748","source":"Crossref","is-referenced-by-count":3,"title":["Standard Cell and Supergates Designs: An Electrical Comparison on 4-Input Logic Functions"],"prefix":"10.1109","author":[{"given":"Henrique","family":"Kessler","sequence":"first","affiliation":[{"name":"Federal University of Pelotas - UFPel,Postgraduate Program in Computing - PPGC,Pelotas,Brazil"}]},{"given":"Marcelo","family":"Porto","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas - UFPel,Postgraduate Program in Computing - PPGC,Pelotas,Brazil"}]},{"given":"Leomar","family":"Da Rosa","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas - UFPel,Postgraduate Program in Computing - PPGC,Pelotas,Brazil"}]},{"given":"Vinicius V.","family":"Camargo","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas - UFPel,Center for Technological Development - CDTec,Pelotas,Brazil"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"Abc: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"International Conference on Computer Aided Verification"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1854153.1854167"},{"journal-title":"Switching Theory for Logic Synthesis","year":"2012","author":"sasao","key":"ref12"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref13"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810315"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/103724.103725"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600120"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050570"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2866231"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2175","DOI":"10.1109\/TCSI.2019.2907722","article-title":"Transistor count reduction by gate merging","volume":"66","author":"de oliveira concei\u00e7\u00e3o","year":"2019","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654639"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920337"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2861820"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2410764"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818709"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681561"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LATS49555.2020.9093683"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181137"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010343"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2011.6085070"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937578.pdf?arnumber=9937578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:23:08Z","timestamp":1669666988000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937578","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}