{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T15:23:00Z","timestamp":1777735380371,"version":"3.51.4"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937599","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"1092-1096","source":"Crossref","is-referenced-by-count":1,"title":["A tool for emulating neuromorphic architectures with memristive models and devices"],"prefix":"10.1109","author":[{"given":"Jinqi","family":"Huang","sequence":"first","affiliation":[{"name":"University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spyros","family":"Stathopoulos","sequence":"additional","affiliation":[{"name":"University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Serb","sequence":"additional","affiliation":[{"name":"University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Themis","family":"Prodromakis","sequence":"additional","affiliation":[{"name":"University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-019-0089-1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-018-0001-4"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0549"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref18","year":"2017","journal-title":"Arc Instruments Memristor Characterisation Platform User manual"},{"key":"ref19","article-title":"A compact Verilog-A ReRAM switching model","author":"messaris","year":"2017"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/srep32614"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201600680"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-018-0302-0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-17785-1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref9","article-title":"Hardware-level Bayesian inference","author":"serb","year":"2017"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/S0361-9230(99)00161-6"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1126\/science.275.5297.213"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/nn1643"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/323533a0"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050789"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2021.629892"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937599.pdf?arnumber=9937599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:23:38Z","timestamp":1669667018000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937599","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}