{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:07:30Z","timestamp":1730272050475,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937606","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"1160-1164","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Implementation of High-Performance Polynomial Multiplication for KEM Saber"],"prefix":"10.1109","author":[{"given":"Yazheng","family":"Tu","sequence":"first","affiliation":[{"name":"Villanova University,Department of Electrical and Computer Engineering,Villanova,PA,USA,19085"}]},{"given":"Pengzhou","family":"He","sequence":"additional","affiliation":[{"name":"Villanova University,Department of Electrical and Computer Engineering,Villanova,PA,USA,19085"}]},{"given":"Chiou-Yng","family":"Lee","sequence":"additional","affiliation":[{"name":"Lunghwa University of Science and Technology,Department of Computer Information & Network Engineering,Taiwan"}]},{"given":"Danai","family":"Chasaki","sequence":"additional","affiliation":[{"name":"Villanova University,Department of Electrical and Computer Engineering,Villanova,PA,USA,19085"}]},{"given":"Jiafeng","family":"Xie","sequence":"additional","affiliation":[{"name":"Villanova University,Department of Electrical and Computer Engineering,Villanova,PA,USA,19085"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107585"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865754"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_21"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342207"},{"key":"ref15","first-page":"682","article-title":"Saber on ARM CCA-secure module lattice-based key encapsulation on ARM","author":"karmakar","year":"2018","journal-title":"IACR Cryptology ePrint Archive 2018"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i2.222-244"},{"key":"ref17","first-page":"1","article-title":"Compact domain-specific co-processor for accelerating module lattice-based KEM","author":"mera","year":"2020","journal-title":"DAC"},{"key":"ref18","first-page":"206","article-title":"Implementing and benchmarking three lattice-based post-quantum cryptography algorithms using software\/hardware code-sign","author":"dang","year":"2019","journal-title":"FPT 2019"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.239-280"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3091982"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-89339-6_16"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980259"},{"year":"0","key":"ref3","article-title":"Post-quantum cryptography round 3 submissions"},{"key":"ref6","article-title":"SABER. Proposal to NIST PQC Standardization","author":"d\u2019anvers","year":"2019","journal-title":"Round2"},{"key":"ref29","first-page":"302","article-title":"Part I Towards combined hardware countermeasures against side-channel and fault-injection attacks","author":"schneider","year":"2016","journal-title":"Proc Annu Cryptol Conf"},{"key":"ref5","article-title":"Status report on the second round of the NIST post-quantum cryptography standardization process","author":"alagic","year":"0","journal-title":"US Department of Commerce NIST (2020)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1568318.1568324"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29011-4_42"},{"key":"ref2","first-page":"124","article-title":"Algorithms for quantum computation","author":"shor","year":"1994","journal-title":"Discrete logarithms and factoring Symp Founda of Computer Science"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13190-5_1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-5906-5_417"},{"key":"ref20","first-page":"443","article-title":"High-speed instruction-set coprocessor for lattice-based key encapsulation mechanism: Saber in hardware","volume":"2020","author":"roy","year":"2020","journal-title":"IACR TCHES"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586219"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1146","DOI":"10.1109\/TCSI.2020.3048395","article-title":"LWRpro: An energy-efficient configurable825825cryptoprocessor for Module-LWR","volume":"68","author":"zhu","year":"2021","journal-title":"IEEE Trans Circuits and Systems I Regular Papers"},{"key":"ref24","first-page":"1","article-title":"High-speed hardware767767architectures and fair FPGA benchmarking of CRYSTALS-Kyber, NTRU, and Saber","author":"dang","year":"2021","journal-title":"The NIST Third Standardization Conference"},{"key":"ref23","first-page":"1","article-title":"Compact coprocessor for KEM Saber: Novel scalable matrix originated processing","author":"he","year":"2021","journal-title":"The NIST Third Standardization Conference"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.2307\/2004932"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-70500-2_12"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937606.pdf?arnumber=9937606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:20:04Z","timestamp":1669666804000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937606","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}