{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,23]],"date-time":"2025-12-23T18:55:39Z","timestamp":1766516139606},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937613","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T15:38:08Z","timestamp":1668181088000},"page":"1823-1827","source":"Crossref","is-referenced-by-count":8,"title":["Tiny ci-SAR A\/D Converter for Deep Neural Networks in Analog in-Memory Computation"],"prefix":"10.1109","author":[{"given":"Michele","family":"Caselli","sequence":"first","affiliation":[{"name":"KU Leuven"}]},{"given":"Debjyoti","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"imec Leuven"}]},{"given":"Arindam","family":"Mallik","sequence":"additional","affiliation":[{"name":"imec Leuven"}]},{"given":"Peter","family":"Debacker","sequence":"additional","affiliation":[{"name":"imec Leuven"}]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[{"name":"imec Leuven"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS50681.2021.9462775"},{"key":"ref3","article-title":"Quantization Driven ADC Range Control for Analog in Memory Deep Neural Networks Acceleration","author":"laubeuf","year":"2021","journal-title":"accepted for ACM Transactions on Design Automation of Electronic Systems"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431575"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS53924.2021.9665494"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2971642"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044939"},{"key":"ref2","article-title":"A survey of quantization methods for efficient neural network inference","author":"gholami","year":"2021","journal-title":"arXiv preprint arXiv 2103 13111"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref1","article-title":"A 351 TOPS\/W and 372.4 GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for ML Applications","author":"dong","year":"0","journal-title":"2020 IEEE International Solid- State Circuits Conference (ISSCC) IEEE"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937613.pdf?arnumber=9937613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T15:22:02Z","timestamp":1669648922000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937613\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937613","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}