{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T20:05:55Z","timestamp":1760731555074,"version":"3.37.3"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937645","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"3097-3101","source":"Crossref","is-referenced-by-count":3,"title":["An Automated Compiler for RISC-V Based DNN Accelerator"],"prefix":"10.1109","author":[{"given":"Zheng","family":"Wu","sequence":"first","affiliation":[{"name":"Fudan University,State Key Lab of ASIC & System, School of Microelectronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wuzhen","family":"Xie","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC & System, School of Microelectronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoling","family":"Yi","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC & System, School of Microelectronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haitao","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC & System, School of Microelectronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruiyao","family":"Pu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC & System, School of Microelectronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiankui","family":"Xiong","sequence":"additional","affiliation":[{"name":"ZTE Corporation,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haidong","family":"Yao","sequence":"additional","affiliation":[{"name":"ZTE Corporation,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chixiao","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC & System, School of Microelectronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Tao","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC & System, School of Microelectronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of ASIC & System, School of Microelectronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Automatic code generation for rocket chip rocc accelerators","year":"0","author":"xu","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8010065"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"journal-title":"SiFive TileLink specification","year":"2017","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3211346.3211348"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2462176"},{"journal-title":"Apache Document","year":"0","key":"ref16"},{"key":"ref17","article-title":"High performance convolutional neural networks for document processing","author":"chellapilla","year":"2006","journal-title":"International Workshop on Frontiers in Handwriting Recognition"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2587683"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021738"},{"key":"ref6","article-title":"Gemmini: An agile systolic array generator enabling systematic evaluations of deep-learning architectures","volume":"3","author":"genc","year":"2019","journal-title":"arXiv preprint arXiv 1911 09070"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"journal-title":"Spike","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942056"},{"journal-title":"The rocket chip generator","year":"2016","author":"asanovi?","key":"ref2"},{"key":"ref1","first-page":"579","article-title":"Tvm: An automated end-to-end optimizing compiler for deep learning","author":"tianqi chen","year":"2018","journal-title":"13th USENIX Symposium on Operating Systems"},{"year":"0","key":"ref9"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2022,5,27]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937645.pdf?arnumber=9937645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:23:24Z","timestamp":1669667004000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937645","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}