{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T16:26:20Z","timestamp":1775579180359,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937668","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2067-2071","source":"Crossref","is-referenced-by-count":3,"title":["Efficient Nested Key Equation Solver for Short Generalized Integrated Interleaved BCH Codes"],"prefix":"10.1109","author":[{"given":"Zhenshan","family":"Xie","sequence":"first","affiliation":[{"name":"The Ohio State University,Dept. of Electrical and Computer Engineering,Columbus,USA,OH 43210"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinmiao","family":"Zhang","sequence":"additional","affiliation":[{"name":"The Ohio State University,Dept. of Electrical and Computer Engineering,Columbus,USA,OH 43210"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2911730"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.953498"},{"key":"ref10","author":"berlekamp","year":"1968","journal-title":"Algebraic Coding Theory McGraw-Hill"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2970970"},{"key":"ref11","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation John Wiley & Sons"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2916698"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3025847"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2999823"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2016.2633257"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP39728.2021.9414846"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2006.261714"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937668.pdf?arnumber=9937668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:21:41Z","timestamp":1669666901000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937668","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}