{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T21:59:26Z","timestamp":1780610366480,"version":"3.54.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937742","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"2538-2541","source":"Crossref","is-referenced-by-count":8,"title":["A Soft RISC-V Processor IP with High-performance and Low-resource consumption for FPGA"],"prefix":"10.1109","author":[{"given":"Tian","family":"Zheng","sequence":"first","affiliation":[{"name":"Aerospace Information Research Institute,Chinese Academy of Sciences,Beijing,China,100094"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gang","family":"Cai","sequence":"additional","affiliation":[{"name":"Aerospace Information Research Institute,Chinese Academy of Sciences,Beijing,China,100094"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhihong","family":"Huang","sequence":"additional","affiliation":[{"name":"Aerospace Information Research Institute,Chinese Academy of Sciences,Beijing,China,100094"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"PicoRV32 - A Size-Optimized RISC-V CPU","year":"0","journal-title":"C Wolf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056766"},{"key":"ref12","first-page":"1","article-title":"A Catalog and In-Hardware Evaluation of Open-Source Drop-In Compatible RISC-V Softcore Processors","author":"heinz","year":"2019","journal-title":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"},{"key":"ref13","article-title":"VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation","year":"0","journal-title":"SpinalHDL"},{"key":"ref14","article-title":"The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor","author":"celio","year":"0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220630"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2020PAP0015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00046"},{"key":"ref18","article-title":"RISCV-Tests","year":"0","journal-title":"RISC-V Foundation"},{"key":"ref19","article-title":"CPU Benchmark – MCU Benchmark","author":"coremark","year":"0","journal-title":"EEMBC"},{"key":"ref4","year":"0","journal-title":"Cortex-A9 Technical Reference Manual"},{"key":"ref3","year":"0","journal-title":"MicroBlaze Processor Reference Guide"},{"key":"ref6","article-title":"Intel backs RISC-V for Nios FPGA processor","author":"flaherty","year":"0","journal-title":"EE News Europe"},{"key":"ref5","year":"0","journal-title":"RISC-V Instruction Set Architecture (ISA) ” RISC-V Foundation"},{"key":"ref8","article-title":"Cortex-M0 Technical Reference Manual","year":"0","journal-title":"ARM Ltd"},{"key":"ref7","article-title":"Nios® II Processors for FPGAs","year":"0","journal-title":"Intel Inc"},{"key":"ref2","year":"0","journal-title":"Zynq-7000 SoC Technical Reference Manual"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICACDOT.2016.7877565"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2010.5483016"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937742.pdf?arnumber=9937742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:20:49Z","timestamp":1669666849000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937742","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}