{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T00:24:52Z","timestamp":1770337492750,"version":"3.49.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T00:00:00Z","timestamp":1653696000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,28]]},"DOI":"10.1109\/iscas48785.2022.9937771","type":"proceedings-article","created":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T20:38:08Z","timestamp":1668199088000},"page":"268-272","source":"Crossref","is-referenced-by-count":5,"title":["Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks"],"prefix":"10.1109","author":[{"given":"Dhandeep","family":"Challagundla","sequence":"first","affiliation":[{"name":"University of Maryland Baltimore County,Computer Science and Electrical Engineering,Baltimore,Maryland,USA"}]},{"given":"Mehedi","family":"Galib","sequence":"additional","affiliation":[{"name":"University of Maryland Baltimore County,Computer Science and Electrical Engineering,Baltimore,Maryland,USA"}]},{"given":"Ignatius","family":"Bezzam","sequence":"additional","affiliation":[{"name":"IC Design Group Rezonent Inc.,Milpitas,USA"}]},{"given":"Riadul","family":"Islam","sequence":"additional","affiliation":[{"name":"University of Maryland Baltimore County,Computer Science and Electrical Engineering,Baltimore,Maryland,USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71713-5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378251"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2780219"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2423797"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2294172"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5737-6"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168906"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2605580"},{"key":"ref19","author":"guthaus","year":"2014","journal-title":"Current-mode clock distribution"},{"key":"ref28","author":"rabaey","year":"2004","journal-title":"Digital Integrated Circuits- A Design Perspective"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-020-03143-w"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3061921"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/cta.3124"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2777788"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2901411"},{"key":"ref8","first-page":"1729","article-title":"Review of low power design techniques for flip-flops","volume":"120","author":"cet","year":"2018","journal-title":"International Journal of Pure and Applied Mathematics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1155\/2020\/8108591"},{"key":"ref2","author":"cunningham","year":"2021","journal-title":"Don&#x2019;t buy a desktop pc with one of intel&#x2019;s newest processorshere&#x2019;s why"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICOA.2018.8370498"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746227"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282042"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875089"},{"key":"ref21","author":"bezzam","year":"2021","journal-title":"Digital circuits for radically reduced power and improved timing performance on advanced semiconductor manufacturing processes"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350985"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2763423"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075922"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3029203"}],"event":{"name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Austin, TX, USA","start":{"date-parts":[[2022,5,27]]},"end":{"date-parts":[[2022,6,1]]}},"container-title":["2022 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9937201\/9937203\/09937771.pdf?arnumber=9937771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T20:19:57Z","timestamp":1669666797000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9937771\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,28]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iscas48785.2022.9937771","relation":{},"subject":[],"published":{"date-parts":[[2022,5,28]]}}}